

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/691,353		10/18/2000	James W. Adkisson	BUR9-1999-0300-US1	3972	
30743	7590	11/21/2002				
	•	IS & CHRISTO	EXAMINER			
11491 SUNS SUITE 340	SET HILL	S ROAD		NGUYEN, KHIEM D		
RESTON, V	A 20190			ADT I DUT		
				ART UNIT	PAPER NUMBER	
				2823		
				DATE MAILED: 11/21/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

				42.
•		Application No.	A cant(s)	
		09/691,353	ADKISSON ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Khiem D Nguyen	2823	
Period fo	Th MAILING DATE of this communication ap or Reply	pears on the cover she t wi	th the correspondenc address	S
THE I - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a rep period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailin dipatent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a really within the statutory minimum of thirt will apply and will expire SIX (6) MON became AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this commun	ication.
1)⊠	Responsive to communication(s) filed on 01	<u> April 2002</u> .		
2a) <u></u> □	This action is FINAL . 2b)⊠ TI	nis action is non-final.		
3)☐ Dispositi	Since this application is in condition for allow closed in accordance with the practice under on of Claims	ance except for formal mat Ex parte Quayle, 1935 C.I	ters, prosecution as to the me D. 11, 453 O.G. 213.	rits is
4)⊠	Claim(s) <u>1-30</u> is/are pending in the application	n.		
	4a) Of the above claim(s) <u>2-13</u> is/are withdraw	n from consideration.		
5) 🗌	Claim(s) is/are allowed.			
6)⊠	Claim(s) 1,14-19,22-28 and 30 is/are rejected			
7) 🖾	Claim(s) 20,21 and 29 is/are objected to.			
8)[Claim(s) are subject to restriction and/o	or election requirement.		
Applicati	on Papers			
9) 🔲 🗆	Γhe specification is objected to by the Examine	er.		
10) 🔲 🗆	Γhe drawing(s) filed on is/are: a)□ acce	pted or b) objected to by t	ne Examiner.	
	Applicant may not request that any objection to the	e drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	
11) 🔲 🛚	The proposed drawing correction filed on	_ is: a)☐ approved b)☐ di	sapproved by the Examiner.	
	If approved, corrected drawings are required in re	• •		
12) 🔲 🛚	The oath or declaration is objected to by the Ex	kaminer.		
Priority u	nder 35 U.S.C. §§ 119 and 120			
13)	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. §	119(a)-(d) or (f).	
a)[☐ All b) ☐ Some * c) ☐ None of:			
	1. Certified copies of the priority document	s have been received.		
	2. Certified copies of the priority document	s have been received in A	oplication No	
	3. Copies of the certified copies of the prio application from the International Bu ee the attached detailed Office action for a list	reau (PCT Rule 17.2(a)).	_	9
14)∐ A	cknowledgment is made of a claim for domest	ic priority under 35 U.S.C.	§ 119(e) (to a provisional appl	ication).
a)	☐ The translation of the foreign language process.cknowledgment is made of a claim for domest	ovisional application has be	en received.	,
Attachment	(s)			
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) Notice of I	oummary (PTO-413) Paper No(s) offormal Patent Application (PTO-152)	
S. Patent and Tra PTO-326 (Rev		ction Summary	Part of Paper	No. 10

Art Unit: 2823

DETAILED ACTION

The non-final rejection as set forth in paper No. (7) is withdrawn in response to applicants' amendments.

A new rejection is made as set forth in this Office Action.

Claims (1 and 14-30) are pending in the application.

Election/Restrictions

Applicant's election without traverse of claims 1 and 14-23 in Paper No. 5 is acknowledged.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 24-28 and 30 are rejected under 35 U.S.C. 102(b) as being anticipated by Sano et al. (U.S. Patent 6,040,605).

Sano teaches a method of forming a field effect transistor (FET) transistor, comprising (See col. 9, line 50 to col. 10, line 14 and FIG. 1(b)):

forming a first semiconductor layer on the substrate 86 having first and second ends and a central region that is thinner than said first and second ends, said central region having first and second side surfaces;

epitaxially growing a semiconductor channel region 78 on at least one of said first and second side surfaces of said central region of said first semiconductor layer;

Art Unit: 2823

removing said central region of said first semiconductor layer;

forming a dielectric layer 81 on exposed surfaces of said semiconductor channel region; and

forming a gate electrode 80 on said dielectric layer;

The use of a combination of Group IV elements or an alloy of silicon and Group IV element in forming the semiconductor channel region is well-known to one of ordinary skill in the art of making semiconductor devices as recited in present claims 25-27.

The use of a material selected from the group consisting of polysilicon, silicon-germanium, refractory metals, Ir, Al, Ru, Pt, and titanium nitride in forming the gate electrode is well-known to one of ordinary skill in the art of making semiconductor devices as recited in present claim 30.

3. Claims 14-19 and 22-23 are rejected under 35 U.S.C. 102(b) as being anticipated by Neudeck et al. (U.S. patent 5,273,921).

Neudeck teaches a method for forming a double gated field effect transistor (FET), comprising the steps of (See col. 5, line 4 to col. 8, line 35 and FIGS. 1A to 3J): forming on a substrate 11 a first and second epitaxially grown channels;

Etching areas within a silicon layer to form a source 31 and a drain 32, wherein a side surfaces of the source 33 and the drain 34 contact opposing end surfaces of the first and second epitaxially grown channels; and

forming a gate (14, 20) that contacts a top surface and two side surfaces of the first and second epitaxially grown channels and a top surface of the substrate 11.

Art Unit: 2823

In re claim 15, Neudeck et al. disclose the method as recited in claim 14, wherein the forming step comprises the steps of:

forming first and second semiconductor line, each end of the silicon lines contacting one of the source 31 and the drain 32;

forming an etch stop layer 16 on an exposed side surface of each of the first and second semiconductor lines;

epitaxially growing first and second semiconductor layers on each etch stop layer 16;

etching away the first and second semiconductor lines and the etch stop layers 16; filling areas surrounding the first and second epitaxially grown semiconductor layers and between the source 31 and the drain 32 with an oxide fill; and

wherein the area that defines the gate (14,20) is substantially centered between and substantially parallel to the source 31 and the drain 32;

etching a portion of the oxide fill to form an area that defines a gate,

.In re claim 16, Neudeck et al. disclose the method as recited in claim 15, further comprising the steps of:

etching the oxide fill between the gate the source to expose the first and second epitaxially grown silicon layers;

and etching the oxide fill between the gate (14,20) and the drain 32 to expose the first and second epitaxially grown silicon layers.

Application/Control Number: 09/691,353 Page 5

Art Unit: 2823

In re claim 17, Neudeck et al. disclose the method as recited in claim 16, further comprising the step of forming an oxide on the first and second epitaxially grown silicon layers.

In re claim 18, Neudeck et al. disclose the method as recited in claim 17, wherein the oxide is silicon dioxide (20,21,22).

In re claim 19, Neudeck et al. disclose the method as recited in claim 14, further comprising the steps of:

implanting a portion of the epitaxially grown silicon layers between the gate 20 and the source 31;

and implanting a portion of the epitaxially grown silicon layers between the gate 20 and the drain 32.

In re claim 22, Neudeck et al. disclose the method as recited in claim 14, further comprising the step of forming a contact (33, 34) on each of the gate (14, 20), the source 31 and the drain 32.

In re claim 23, Neudeck et al. disclose the method as recited in claim 14, wherein the gate (14, 20) material is polysilicon.

Allowable Subject Matter

4. Claims 20-21 and 29 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Amendment

Response to Arguments

5. Applicant's arguments with respect to claims 1 and 14-23 have been considered but are moot in view of the new ground(s) of rejection.

6. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., the invention relates to a "horizontal" structure, in which a channel region is epitaxially grown from a side of a silicon layer, and the silicon layer is subsequently removed and the gate electrode is formed over the channel region) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D Nguyen whose telephone number is (703) 306-0210. The examiner can normally be reached on Monday-Friday (8:00 AM - 5:00 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaudhuri Olik can be reached on (703) 306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-9179 for regular communications and (703) 746-9179 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.



Art Unit: 2823

K.N.

November 17, 2002

Olik Chardhuri Supervisory Patent Examiner Technology Center 2800